Abstract--Problem of neutral-point voltage unbalance is a key issue for 3-phase 4-wire 3-level NPC inverter. This paper analyzes the relationship between the neutral point voltage and the neutral point current. Neutral-point voltage problem is transformed into neutral-point current problem. Then value of neutral-point current under balanced and unbalanced load condition is calculated. According to the mathematical analysis, a neutral point voltage control strategy is investigated. The simulation and experimental results verify control method.
I. INTRODUCTION
In recent years, the three phase four wire (3P4W) PWM converter has been used widely, such as distributed power generations, active power filters, phase PWM rectifiers and DVR [1] . Compared to traditional two-level converters, 3-level converters have the following advantages: 1) Each power semiconductor withstands half of dc link voltage, which decreases dv/dt and reduces the electromagnetic interference (EMI); 2) with the same switching frequency, harmonic content of output voltage and current is reduced; 3) switching losses of power device is reduced. Therefore, 3-level converters becomes more popular than before in high-power applications [2] [3] [4] . However, one problem in the NPC inverter is the neutral-point voltage variation resulting from the neutral-point current, which leads to the increase of voltage stress on the switching devices and the harmonic distortion of output voltage [5] [6] [7] . Generally, following methods are used to avoid the neutral-point voltage variation: 1) two separate DC power supplies are used [8] , which will increase the cost; 2) extra converters are used to control the neutral-point voltage [9] [10], which will increase system cost; 3) adopting control algorithm to achieve the neutral-point voltage balance. In literature [11] a modulation scheme under which the neutral-point voltage is somewhat controllable is proposed in a-b-c coordinates but it lacks of detailed derivation. In literature [12] a 3-D modulation scheme to achieve neutral-point voltage balance is proposed, but it is proposed in a-b-c coordinates which is implemented complicatedly and the ability of the modulation scheme to control the neutral-point voltage is not verified in mathematics in detail. Nowadays, research of neutralpoint voltage balance focuses on the inhibition of voltage fluctuation and lacks of detailed analysis of the mechanism of voltage fluctuation [13] . Therefore, it is necessary to study neutral-point current under different load condition.
This paper analyzes the relationship between neutralpoint current and neutral-point voltage firstly and neutralpoint voltage problem is transformed into neutral-point current problem. Then, neutral-point current under typical load conditions is analyzed in part II. Based on the above analysis, a neutral point voltage control strategy is studied in part III. The simulation and experimental results verify the correctness of the mathematical analysis and validity of the control strategy. .
II. ANALYSIS ON NEUTRAL-POINT CURRENT UNDER NO

CONTROL
The main circuit of 3P4W 3-level NPC inverter is shown in Fig. 1 . i c1 is current of upper capacitor C 1 and i c2 is current of lower capacitor C 2 . ( )
We can see the variation of neutral-point voltage depends on the value of neutral-point current. The relationship between neutral-point current and neutralpoint voltage is described as (
where 
Duty cycles of three phases are obtained as ( )
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where m is modulation ratio. The average value of neutral-point current contributed by three phases in a switching cycle
Equation (2) and Equation (3) are substituted into Equation (4) . The expression of
( t ) d t i ( t ) d t i ( t ) m sin t I sin t m sin t I sin t m sin t I si
The following are two examples for the calculation of neutral-point current. One is that three phases is under balanced load condition and the other is under unbalanced load condition.
A. Three-phase balanced load
We suppose =°. According to the sign of output voltage, a power-frequency period is divided into six sections shown in Fig. 2 . In each section, the corresponding switching cycle and load current are substituted into Equation (5) and neutral-point current is obtained shown in Fig. 3 . 
Supposing that the voltage of capacitor is 375V and the peak-peak value of neutral-point voltage is limited within 10% of rated voltage, minimum of capacitance is 776.55uF .
B. Three-phase unbalanced load
Neutral-point current under three-phase unbalanced load is derived following the same way as the balanced load. Phase a is under full load condition that is Fig. 4 . We can see that value of capacitor is smallest under three-phase balanced load condition and value of capacitor is largest under two-phase full load and onephase no load condition. The capacitance increases from no load to full load. In order to reduce the value of capacitor, it is necessary to adopt algorithm to control neutral-point current to be zero as possible. The positive-level and the negative-level are called non-zero level. We analyze phase a as an example and assume that current flow is shown in Fig. 5 . When output voltage is the positive level or negative level, the load current is injected into neutral-point as shown in Fig. 5(a) and (b). We can see that neutral-point current is not zero and neutral-point voltage fluctuates in Fig. 5 (a) and (b) . When output voltage is the zero level, neutral-point current is zero as shown in Fig. 5(c) . We can see zerolevel has no effect on the neutral-point voltage in Fig.  5(c) . We can image that if zero-level is replaced by nonzero level in a switching cycle, neutral-point current will change and neutral-point voltage can be regulated. Therefore, the idea of neutral-point voltage balance algorithm is that zero level is replaced by non-zero level in a switching cycle and the premise is that the output waveform does not change.
The PWM modulation is based on area equivalent. For example, output voltage in a switching cycle is as shown in Fig. 6(a) , using a certain width pulse of positive level and zero level to equal the area of output voltage as shown in Fig. 6(b) . The neutral-point voltage control method is to insert the positive and negative levels which are the same width shown as Fig. 6(c) . Since the algorithm changes pulse width of the non-zero level, neutral-point current changes and neutral-point voltage is regulated. Since the pulse width of positive and negative level inserted is equal, the area covered is the same as the original PWM modulation, which means that neutralpoint voltage control method does not change the output waveform. The following is the calculation of the pulse width of non-zero level inserted. In Fig. 6(b) , the neutral-point current i o under no control is
where i load stands for load current. In Fig. 6(c 
The maximum width of non-zero level inserted is 1-d (t).
The constrain condition of non-zero level inserted is expressed as
If d com satisfies Equation (8), the neutral-point current can be controlled to be zero, else neutral-point current cannot be completely compensated and a small capacitor is needed for neutral-point voltage balance. This part gives an example to illustrate calculation of non-zero level inserted. The parameters are as follows: modulation ratio m=0.83, peak value of current I ma = I mb = I mc =64.3A and the phase of output current lagging output voltage is π/3. Following the method in part II, Neutralpoint current in a power-frequency period is obtained shown in Fig. 7 . The frequency of neutral-point current is three times of power-frequency and one cycle of neutralpoint current is studied shown in Fig. 7 . According to the sign of neutral current and load current, a cycle is divided into four sections as shown in Fig. 7 . In section 1 neutralpoint current is positive and only current of phase b is negative. Then, phase b is selected to compensate neutralpoint current and non-zero level is inserted in phase b. According to Equation (7) and (8), the duty cycle of nonzero level inserted in phase b and constrain condition is
B. Calculation of non-zero level inserted
Also, in section 3, duty cycle of non-zero level in phase a inserted and constrain condition is
In section 2, neutral-point current is positive and current of phase b and phase c is negative. Non-zero level can be inserted in phase b and phase c. The section 4 is same as section 2.
The duty cycle inserted d com and constrain condition in a power-frequency period shown in Fig. 8 . The inserted duty cycle d com is within constrain condition. Therefore, under this load condition, neutral-point voltage can be achieved balance though control. Following above method, we can calculate neutral-point voltage can be controlled or not under any load condition. 
IV. SIMULATION AND EXPERIMENTAL RESULTS
The schematic of system is shown in Fig. 1 and parameters are listed below: DC voltage V dc =300V, modulation ratio m=0.9, DC capacitor C=132uF, AC-side filter inductance L=5mH. Two experiments were done under balanced load condition and unbalanced load condition.
A. Under balanced load condition
The load is resistive and R a =R b =R c =17. Fig. 9 presents the simulation results and experimental results of neutralpoint voltage.
In Fig 9 (a) and (c), under no control neutral-point voltage fluctuates and the peak-peak value of fluctuation is nearly 40V. The frequency of fluctuation is three times of power-frequency, which is consistent with the theoretical analysis. In Fig 9 (b) and (d 
B. Under unbalanced load condition
The load is resistive and R a =R b =17, R c =25. 
V. CONCLUSIONS
This paper analyses neutral-point current and calculates the value of dc capacitor under typical load condition. In order to reduce dc capacitance, neutral-point voltage control strategy is studied. We can see that the control strategy has a good effect on the neutral-point voltage balance through simulation and experiments.
